

Applicants: DEVOR, Harold
Theodore et al.
Serial Number: 10/721,879

Assignee: Intel Corporation
Attorney Docket: P-6216-US

REMARKS

Applicants have carefully studied the Office Action. This paper is intended to be fully responsive to all points of rejection raised by the Examiner and is believed to place the application in condition for allowance. Favorable reconsideration and allowance of the application are respectfully requested.

Status of the Claims

Claims 1, 9, 17, 21, and 24 have been amended. Claims 29-32 have been added. Consequently, claims 1, 3-9, 11-17, 19-21, and 23-32 are pending in the Application. No new matter has been added. Support for the amendments to claims 1, 9, 17, and 24 and new claims 29-32 can be found in for example paragraph [0034] of the specification. Claim 24 has been amended to correct a typographic error.

Claim Objections

The Examiner objected to claim 1 for having insufficient basis for "the misaligned data access." Applicants respectfully submit that in view of the present amendment to claim 1 replacing "the" with "a", the objection has been overcome.

Claim Rejections Under 35 USC §103(a)

In the Office Action, the Examiner rejected claims 1, 3-7, 9, 11-15, 21, 23-26, and 28 under 35 U.S.C. § 103(a), as being unpatentable over Hohensee et al., U.S. Patent Number 6,064,815 in view of Angel et al., U.S. Patent Number 6,643,842. Applicants respectfully traverse this rejection in view of the currently amended claims and the remarks that follow.

Each of amended independent claims 1, 9, and 21 recites in paraphrase, *inter alia*, storing a location of a first memory address if accessing the first memory address by a first instruction results in the misaligned data access, adding one or more instructions to the first instruction, checking if a location of a second memory address is identical to the location of the first memory address when a second instruction requires access to the second memory address, and obviating the need to add instructions to the second instruction if the

Applicants: DEVOR, Harold
Theodore et al.
Serial Number: 10/721,879

Assignee: Intel Corporation
Attorney Docket: P-6216-US

location of the second memory address accessed by the second instruction is identical to the location of the first memory address. Neither of Hohensee or Angel recites these features of claims 1, 9, and 21. In particular, neither of Hohensee and Angel discloses or suggests the storage of the first memory address, the checking of the location of the second memory address, and obviating the need to add instructions. Therefore, neither Hohensee nor Angel alone or in combination renders amended independent claims 1, 9, and 21 obvious.

Each of claims 3-7, 11-15, 21, 23-26, and 28 depends from one of amended independent claims 1, 9, and 21, and includes all the features of one of these amended independent claims as well as additional distinguishing features, and is therefore likewise patentable.

Accordingly, Applicants request that the rejection of claims 1, 3-7, 9, 11-15, 21, 23-26, and 28 under 35 U.S.C. § 103(a), as being unpatentable over Hohensee in view of Angel be withdrawn.

The Examiner rejected claims 8, 16-17, and 19-20 under 35 U.S.C. § 103(a), as being unpatentable over Hohensee in view of Angel. Applicants respectfully traverse this rejection in view of the currently amended claims and the remarks that follow.

Each of claims 8 and 16 depends from one of amended claims 1 and 9 and includes all of the features of their respective independent claim as well as additional distinguishing features. As discussed above, claims 1 and 9 are patentable over Hohensee and Angel, alone or in combination; therefore it is respectfully submitted that claims 8 and 16 are likewise patentable.

Independent claim 17 recites "to store a location of a first memory address if accessing the first memory address by a first instruction results in the misaligned data access; to add one or more instructions to the first instruction; to check if a location of a second memory address is identical to the location of the first memory address when a second instruction requires access to the second memory address; and to obviate the need to add instructions to the second instruction if the location of the second memory address

Applicants: DEVOR, Harold
Theodore et al.
Serial Number: 10/721,879

Assignee: Intel Corporation
Attorney Docket: P-6216-US

accessed by the second instruction is identical to the location of the first memory address.” Neither of Hohensee or Angel recites these features of claim 17. In particular, neither of Hohensee and Angel discloses or suggests the storage of the first memory address, the checking of the location of the second memory address, and obviating the need to add instructions. Therefore, neither Hohensee nor Angel alone or in combination renders amended independent claim 17 obvious.

Each of claims 19-20 depends from amended independent claim 17, and includes all of the features claim 17 as well as additional distinguishing features, and is therefore likewise patentable.

Accordingly, Applicants request that the rejection of claims 8, 16-17, and 19-20 under 35 U.S.C. § 103(a), as being unpatentable over Hohensee in view of Angel be withdrawn.

The Examiner rejected claim 27 under 35 U.S.C. § 103(a), as being unpatentable over Hohensee in view of Drongowski, “Performance Tips for Alpha Linux C Programmers”. Applicants respectfully traverse the rejection of Claim 27 under 35 U.S.C. § 103(a).

Claim 27 depends from amended independent claim 21; as discussed above, claim 21 is patentable over Hohensee as well as Angel. The deficiency of Hohensee is not supplied by the teachings of Drongowski; accordingly, Applicants respectfully submit that dependent claim 27 is patentable over Hohensee and Drongowski alone, or in combination. Accordingly, the rejection of claim 27 under 35 U.S.C. § 103(a), as being unpatentable over Hohensee in view of Drongowski, is respectfully requested to be withdrawn.

New Claims

Applicants have added dependent claims 29-32. Support for these claims can be found in for example paragraph [0034] of the specification. Because each of these claims depends from one of allowable independent claims 1, 9, 17, and 21, they are likewise allowable.

Applicants: DEVOR, Harold
Theodore et al.
Serial Number: 10/721,879

Assignee: Intel Corporation
Attorney Docket: P-6216-US


Conclusion

In view of the foregoing amendment and remarks, and for at least the reasons discussed above, Applicants respectfully submit that the currently pending claims are allowable. Their favorable reconsideration and allowance are respectfully requested.

Should the Examiner have any question or comment as to the form, content or entry of this paper, the Examiner is requested to contact the undersigned at the telephone number below. Similarly, if there are any further issues yet to be resolved to advance the prosecution of this application to issue, the Examiner is requested to telephone the undersigned counsel.

No fees are believed to be due in connection with this paper. However, if any fees are due, please charge any such fees to deposit account No. 50-3355.

Respectfully submitted,



Caleb Pollack
Agent for Applicants
Registration No. 37,912

Dated: January 28, 2007

Pearl Cohen Zedek Latzer, LLP
1500 Broadway, 12th Floor
New York, New York 10036
Tel: (646) 878-0800
Fax: (646) 878-0801